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provide a migratory path for existing carriers towards a programmable infrastructure. 
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Absamr-Active and programmable network allow innovative new se,- 
vices tm bo deployed rapidly. However, in a carrier grade network, il is im- 
perative to maintain a sealable fast path mechanism 30 Ihat the delay and 
throughput requimmcntl arc mrt. This is p m t i d s r l y  important since in 
many c a m  ~itwork-IweI pmrrrsing is only needed for P subset of packets 
and the remainder of trilItic must he forwarded on the fast path. It is I 
challenge to design I e011 effective nodr archilectum that can ralirty this 
reqniremcnl. Currenl models are often ‘malutionary’ and may no1 scnlc 
to the required performance IeveIs of P carrier grade network In this pa- 
per we develop an evolutionary architecture that uses MPLS label stack lo  
enable efficient and ncalablr extraction Of active packets from the fast path 
without penaliring tho rest of the traffic. Our model can he u r d  to ex- 
tend the reach of programmable network Over legacy infrastructure and 
provide a migratoly path for existing carriers towards a programmable 
1nfnsfr”eture. 
1. INTRODUCTION 
Programmable, or active[, networking has been widely pro- 
moted as a future solution for fast and easy deployment of new 
innovative services over the Internet. The vision is that by offer- 
ing programmability at network nodes customised code can be 
injected into the network to enable service provisioning with- 
out going through any standardisation process. Since research 
in this area was initiated a few years ago, there bas been much 
research effort, resulting in a large amount of published liter- 
ature ([I], [2], [3], [4] and references therein). However, we 
believe that even with the current state of the art, introduc- 
ing programmability in carrier networks without significantly 
changing existing high-speed packet forwarding mechanisms is 
still a challenge that has not been totally addressed. 
The challenge in carrier-grade programmable networking is to 
achieve scalability while having enough flexibility to support 
a wide range of services. In this environment, there is little 
processing time available for each packet, which places a con- 
straint on the amount of processing that can be performed. The 
bottle neck is expected to persist in the foreseeable future, since 
currently transmission speed is growing at 200% per year,out- 
pacing the growth of processing power, which still keeps up 
with the Moore’s law [SI. This is the reason why ‘revolution- 
ary’ software-based active router models such as ANTS [I],  
which requires processing for every packet, are not suitable [6]. 
There have been more practical approaches, such as the Tem- 
pest [7], which aims at a less flexible architecture by introduc- 
ing programmability only in the node’s control plane. Tempest, 
therefore, only supports applications that does not require data 
plane programmability. Section V will briefly review existing 
related architectures. 
In this paper we propose an architecture that we believe is prac- 
tical and suitahle for the carrier grade environment. This archi- 
tecture is designed for Multi-Protocol Label Switching (MPLS) 
‘In this papcr.w c u x t h s  t c m  ‘prog”ab1c’ and ‘active’ interchangeably 
: 
networks - an increasingly popular carrier-grade networking 
platform. Utilising MPLS traffic engineering capabilities, we 
have developed an architecture that is scalable, flexible enough 
to support a wide spectrum of applications and is ‘evolution- 
ary’, i.e. allowing carrier-grade programmable networking in 
the nearfilure using legacy equipment. 
The rest of the paper is organised as follows: Section I1 will 
specify the requirements of a carrier-grade programmable net- 
work architecture, Section 111 will describe the proposed archi- 
tecture and the advantages ensued, Section IV will describe the 
current development and implementation status of the architec- 
ture, and illustrate the architecture’s feasibility through an ex- 
ample application scenario. Related literature will be discussed 
in Section V and we will conclude in Section VI 
11. PROGRAMMABLE NETWORKING IN A CARRIER-GRADE 
ENVIRONMENT 
A key characteristic of the carrier network environment is ex- 
tremely high transmission speed, typically in the order of tens 
of gigabits per second. Coupled with a mismatch in growth 
of transmission speed and processing power, such environment 
does not allow a practical architecture to afford active process- 
ing for every packet. 
Fortunately, our observation is that in practice there is a large 
class of applications that require network-based processing for 
only a subset of packets, for example fault detection and recov- 
ery, performance monitoring or customised routing. In such 
applications the active packets are used for control purpose, 
while the remaining are data packets. Though there are appli- 
cations that require processing for 100% of packets, such as en- 
cryption or content adaptation, they can only comprise a small 
pomon of traffic since the predominant function of networks 
is transport. We therefore believe it is practical and desirable 
to develop an architecture that exploits this trait to maintain a 
fast data path and support selective processing for a portion of 
traffic. Processing intensive applications can also be supported 
but to a lesser degree, e.g. not at every network node but at 
special-purpose processor farms (nodes with very high process- 
ing power) deployed inside the network. 
Having relaxed the processing requirements to a subset of pack- 
ets, it is imperative to have an efficient and robust mechanism 
for identifying and extracting active packets from the data path. 
The challenge lies in the fact that such process may impose ex- 
tra overhead on other non-active packets. Furthermore, a packet 
may even be active at some nodes and follow the fast path at 
others. Current approaches, e.g. those described in [SI and [9],  
are usually based on filtering to extract active packets. Active 
packets are generally selected according to (a combination 00 
header information, such as IP addresses and TCPKJDP port 
0-7803-7632-3/02/517.00 02002 IEEE 2016 
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Fig. 1. Active node architecture 
numbers. A drawback is filtering may affect every packet. 
The data path, while having high performance, needs to be flex- 
ible enough so that it can be affected by (the processing 00 ac- 
tive packets. The ability to accommodate active packets in a 
portion of traffic will only be useful if active packets are able to 
affect what happens in the fast path. This is required to allow 
applications with customised routing and forwarding mecha- 
nisms to be deployed with only a few active packets per flow. 
Finally, to make camer-grade programmable networking pos- 
sible in the near future, an evolutionary approach with a clear 
migration path from current networks is vital. In particular, it is 
important to ensure that the architecture will be able to integrate 
with legacy non-active networks and non active packet flows. 
1. Flexiblefast path: Non-active packets must be forwarded 
on a fast path, which has minimal extra overhead and can be 
influenced by active applications. 
2.  Robust activepacket idenhficntion and exIradon: An active 
packet should only be processed where necessary. Othenvise it 
should be forwarded on the fast path and not incur any addi- 
tional penalty. 
3. Processing intensive application support: To support these 
applications with processor farms a mechanism to divert traffic 
there seamlessly when necessary is needed. 
4. A clear migration path. 
In summary, the following is desired 
Ill. AN MPLS-BASED CARRIER-GRADE PROGRAMMABLE 
A. Node Architechwe 
NETWORK ARCHITECTURE 
In our architecture, each programmable node has two main 
components - a fast path and an active processor. The fast path 
is an MPLS switch. An active processor is connected to an out- 
put port and an input port of the switch (Figure I ) ,  or may be 
integrated in future generation switches, to provide processing 
power. If a packet is to be processed at a node, it will be placed 
on a label switched path (LSP) that goes to the active proces- 
sor at that node. Otherwise it is forwarded directly through the 
switching fabric on a separate LSP."Therefore, at each node, 
each packet will require only one label look-up, regardless of it 
being active or non-active and the fast path does not experience 
any extra overhead due to the presence of active packets. 
The active processor is also connected to the switch manage- 
ment port, A flexible fast path is achieved by allowing the ac- 
tive processor control the switch through this interface. Active 
applications residing in the processor thus can alter fast path 
. ......... ... .... . 
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Fig. 2. Active and non-aclive label switched paths 
behaviour, e.g. updating the MPLS switch's label mappings. 
The active processor has an MPLS abstraction layer that acts as 
a middleware between the MPLS fast path and the processor's 
execution environments (EE). This layer provides fast path in- 
formation to the EEs andior polices their actions on the switch. 
This node architecture allows programmable nodes to be con- 
structed from legacy equipment by adding adjunct processors 
to high-speed MPLS switches. 
E .  Using MPLS Label Stack for Packet Forwarding 
The architecture defines two m e s  of LSPs: active and non- 
active. An active LSP starts andlor ends at active processors, 
but may go through the fast path of intermediate nodes. Note 
that active LSPs terminate at active processors to enable deliv- 
ery of active packets to the processors and do not necessarily 
mean active packets will stop there. In fact, packets can be 
recycled back to the switch through the input port for further 
transmission. A non-active LSP carries only non-active packets 
(i.e. it goes through the fast path of the nodes it traverses). 
Figure 2 shows an example ofthree active nodes connecting by 
LSPs A, B, CO to CS, D, S and Z. By our definitions, LSPs CO 
to C3, B and D are active. It is important to note that packets 
on LSP D are "active" in node 1 and node 3 and "non-active" 
in node 2. LSP S is a path for diverting traffic from node 1 to a 
processor farm, and LSP Z represents an alternative path from 
node 1 to node 3. LSP A is non-active; it is a multipoint-to- 
point LSP since packets from immediate active processors are 
able to join the flow, which aims to reduce the total number of 
LSPs required. 
We will now describe the architecture's capabilities and under- 
lying mechanisms using examples based on this network. The 
letters (A, B, CO ... ) are used to represent labels on these LSPs, 
but the actual label values will be different on each link due to 
MPLS label swapping. . Active packet seleetive delivery: By using the appropriate 
label stack to forward an active packet along a suitable LSP, 
a packet can be delivered to active processors only at selected 
nodes, while bypassing processing at others. 
As an example, consider Packet 1 in Figure 2.11 arrives at 
Node 1 with label Co and is delivered to the active processor. 
The active application in Node 1 then may swap the current la- 
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bel for C1 to enable further processing in Node 2, D to enable 
processing at Node 3 but not Node 2, or A to forward the packet 
on along the fast path. 
It is also possible for the ingress to manipulate label stacks 
and decide where packets should be processed. An example is 
Packet 2 in the same figure. This packet arrives at Node 1 with 
labels CO and A. After processing in Node 1’s active processor, 
the top label (CO) is popped and the packets is forwarded using 
the second label (A). It now follows the fast path for the rest of 
the route. Packet 3, on the other hand, needs processing at both 
Node I and 2, and is thus labelled with CO, C1 and A. The top 
two labels will cause the packet to be processed at both Nodes 1 
and 2 as required. After that it will also follow the fast path. 
The selection of processing locations depends on two factors 
- specific application requirements and available processing 
power at nodes. The ability to perform active processing at pin- 
point selective locations is important in making the architecture 
scalable, since it allows efficient use of this limited resource. 
Influencing the fast path: The following example demon- 
strates why active processors are required to be able to affect 
fast path behaviours. Consider a packet flow in LSP “A” (e.g. 
Packet 4). normally such packets are forwarded along fast path 
LSP A from Node I to Node 3. Suppose that a monitoring ap- 
plication in Node I decides that the flow needs to be diverted 
to the alternative path (e.g. due to a link failure or conges- 
tion), it can request the active processor to modify the switch’s 
MPLS table so that an incoming packet with label A has its la- 
bel swapped with the correct label for this LSP at the end of 
the alternative path and Z is then pushed onto the stack. Such 
packets are now transmitted to Node 3 via the alternative route. 
LSP Z can either be pre-setup or created on demand. 
Such flexibility is achieved by allowing the active processor to 
access the switch management port and alter switch setings( 
e.g. MPLS mapping table or QoS settings). This enables sup- 
port for applications that have some active packets controlling 
the forwarding of the remaining traffic, such as application- 
specific routing or failure recovery. 
Incorporating processor farms: The range of applications 
supported by the architechlre can be broadened to include those 
requiring intensive processing by deploying processor farms in- 
side the network. Utilising the traffic diversion ability described 
above, processor-intensive traffic can be seamlessly diverted to 
processor farms and back. 
As an example, imagine the flaw in LSP CO in the network 
above belongs to such application, e.g. encryption or multime- 
dia transcoding. If a processor farm is needed to meet process- 
ing requirement for this application, an LSP (LSP S) is created 
to connect Node I to that processor farm, and then the fast path 
label mappings are modified so that label S is pushed onto all 
the packets in the flow. The flow will now get diverted to the 
processor farm for processing, then come back for further for- 
warding. 
Packet labelling options: The use of LSPs and label stacks 
in the mechanisms described above makes an important as- 
sumptions on the edge (of the carrier network) node’s capability 
-it must be able to classify incoming packets and add the ap- 
propriate labels so that packets are placed on the suitable LSPs. 
Our solution is to use either an active node at the edge or a 
content switch that is capable of filtering packets based on a 
combination of Layer 2 to 1 headers. In effect, instead of clas- 
sifying packets at each node such as in [8], we have pushed the 
requirement to the network edge. The reason i s  the traffic load 
at such locations are expected to be less than in the core. 
Creating LSPs: We may need to develop new methods to 
create active and non-active LSPs requried for an application. 
A solution i s  for the first active packet in the stream to negoti- 
ate which active processors to be used on the route and create 
the LSPs “on the fly” between them. This packet would follow 
pre-setup LSPs between the processors - CO, CI,  C2, and Cs 
in the above example. It examines capabilities of each node, 
determines what operation i s  to be performed in that node and 
configures LSPs for the remaining packets. The result will be 
creation of LSPs that bypass active processing in some nodes 
and obtain active processing in others. LSPs may also be cre- 
ated on demand by an active application, such as LSP S in the 
previous example. The ability of active applications to modify 
the MPLS switch settings would facilitate such operations. 
Iv. DEVELOPMENT AND IMPLEMENTATION 
A .  Development direction 
Our aim is to continue developing this architecture as a plat- 
form for integrating multiple services using the programmable 
virtual network (PVN) concept. A PVN is an overlay topology 
of virtual nodes and links created over a physical programmable 
network infrastructure. It is envisioned to be commonly of- 
fered as generic service by a network provider to customers 
that might be service providers themselves. Service providers 
(or PVN owners) will lease a virtual network topology from the 
network provider (or PVN provider) that includes both trans- 
mission and processing resources. The aim is to provide a cus- 
tomer with a virtual network which is also programmable and 
can be adapted to its business and operational requirements. For 
example, each service provider may instantiate its own rout- 
ing protocol, billing, accounting, management, and custom ser- 
vices independently and securely. 
We see this as a desirable development due to number of rea- 
sons. Firstly, it will be an efficient and convenient means of hir- 
ing and managing network resources (bandwidth, label space, 
storage and computation power) between network owners and 
service providers, which is particularly desirable in a carrier 
network environment. Secondly, the PVN is well suited to 
our programmable architectye since it is an application for 
which there is only a small percentage of active packets (service 
provider’s traffic) and the majoriv of packets (end users’ traf- 
fic) follow the fast path. Furthermore, the use of MPLS LSPs 
in OUT architecture will provide a convenient means of isolating 
and managing traffic in different PVNs. 
Although similar concepts have been discussed in the litera- 
ture ([7], [ IO] and [ I l l ) ,  our goal is a complete architecture 
that can support a large range of applications and fully address 
research issues including scalability, migratory path, multiple 
network spanning (PVN peering), quick PVN provisioning. 
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Fig. 3. Application scsnano 
B. A n  Applicalion Scenario 
This section will demonstrate how the architecture will en- 
able deployment of useful services in a network consisting of 
legacy equipment though an example application. 
In this example a fictitious Singapore company “Singvideo” is 
providing a video chat room service in Singapore that scales to a 
large number of members cost-effectively.As sume that the ser- 
vice implements a multimedia multicast mechanism and sup- 
ports features like transcoding and addition of local or targeted 
advertising. The service is being extended to Australia using an 
Australian carrier. Requirements include network reach to cns- 
tomer bases in several Australia metropolitan areas, the ability 
to deploy proprietary multicasting and billing protocols, multi- 
media processing capabilities. 
Figure 3 summarizes the scenario. Network “A” in Singapore 
is designed and implemented (using specialised hardware) to 
support Singvideo’s proprietary service. The new Australian 
customer bases are networks “c” and “D. Service from an 
Australian carrier (network “B”) is used to enable Singvideo 
to extend their network to the new customers without installing 
their own hardware. 
In order to support the service over the Australian camer grade 
network, active processors are connected to several legacy 
MPLS switches: the one peering the Singapore network, and 
some located in networks C and D. Suppose that for efficient 
multicast, a processor is also added to a switch within the core 
of the carrier network to support an intermediate node between 
Sydney and Perth. A virtual topology (a PVN) is created over 
these nodes to provide the necessary network reach. Resources 
at these nodes (computation, storage, label space) are allocated 
to Singvideo in the form of “virtual nodes’’. LSPs similar to 
example in Figure 2 are created to Connect these nodes. Cus- 
tomised protocols are deployed in the processors to process pro- 
tocol messages forwarded using active LSPs. 
Since “A” is a proprietary network a content switch is placed at 
the edge ronter of the Australian carrier grade network. It uses 
filters to extract packets belonging to the “Singvideo” PVN and 
push the appropriate MPLS labels onto the stack to forward 
them on suitable LSPs. In the remainder of the camer grade 
network content switches are not required since the edge nodes 
in C and D are programmable and can place packets onto the 
appropriate LSPs. 
For processing intensive work that can not be supported by the 
active processors, processor farms may be needed. We assume 
that the router in network “A“ wishes to multicast multimedia 
packets to nodes in “c” and “D. Thesepackets are extracted 
by the content switch in node 1 and placed on an LSP destined 
for node 2. At node 2 they are forwarded by a custom mul- 
ticast protocol to networks “ D  and “c”. Suppose the virtual 
router in node 2 determines that the multicast branch destined 
for network “ D  requires a high level of processing (e.g. addi- 
tion of localised advertising). If there is insufficient processing 
power in node 2, the label for a LSP linking a nearby processor 
farm (PF) is pushed onto the stack for all packets in this media 
stream to divert them to that node. The processing intensive 
work is performed in.the processor fann and then packets are 
returned to the node 2 to be forwarded on to the destination. 
C. Tesl Bed 
We have implemented a testbed over which we demonstrated 
the feasibility of our camer-grade programmable network ar- 
chitecture and the PVN concept. In our testbed each active node 
is constructed from an emulated MPLS switch, based on the 
Cambridge University NetX‘ MPLS implementation on Linux 
kemel, connected to an active processor. We created a manage- 
ment interface for the MPLS switch which is similar to a basic 
Cisco 10s management interface and is accessible to the active 
processor. The testbed currently has 5 active nodes and is be- 
ing extended to contain a commercial grade Cisco 7200 MPLS 
switch. 
We have demonstrated the key mechanisms including active 
packet identification and extraction, using active packets to cre- 
ate label switched paths (LSPs) or change existing label map- 
pings. We have also successfully created multiple PVNs run- 
ning different routing protocols. We achieved this by maintain- 
ing separate routing databases and tables for each PVN in the 
active processor. However, since fonvarding in the data path 
uses the MPLS switch’s table, these per-PVN tables are merged 
into the common routing table via the management interface. 
v.  RELATED WORK 
A .  Software-based Architectures 
A number of prominent pioneering activene twork archi- 
tectllres are ANTS [ I ]  developed at Massachusetts lnstitute 
of Technology, Switchware [3] developed at the University 
of Pennsylvania, Genesis kernel [I21 and Netscript [2] at 
Columbia University. 
These early works share a common characteristic: they are 
all software based models that consider the network as a dis- 
tributed computer and active nodes as general purpose proces- 
sors, and which require active processing for every packets. Al- 
though such design allows maximum flexibility, the resulting 
overhead adversely affects their performance and scalability. In 
2htm://wwwcl.cam.ac.~~kiRcsearch/SRGincfos~ 
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comparison, our approach of using MPLS label stacking has 
removed the overhead required for active packet extraction. 
B. Scoloble Active Node Architectures 
The Active Network Node (ANN) 1131, and similarly work 
in 1141, proposed architectures that have multiple extensible 
processing engines plugged into a high speed backbone to pro- 
vide processing power. Issues dealt with were mainly at node 
level and focused on computation resource management. 
Works in 1151, [I61 and [8] introduced active networking 
into Nortel Networks' commercial-grade multi-gigabit Pass- 
port routers using Openet technology. In these devices the for- 
warding plane is implemented using ASlCs while the control 
plane is CPU-based and contains an embedded Java virtual ma- 
chine (JVM). Services are deployed in the programmable con- 
trol plane in form of applets running inside the JVM. Incoming 
packets are classified using combinations of hardware filters to 
identify flows or to distinguish active and non-active packets. 
Although the approach has the advantage of having high per- 
formance, the use of customised hardware filters are essential. 
C. Progrommoble Artuol Network 
The Virtual Active Network (VAN) concept [ I O ]  is very sim- 
ilar to the PVN. The main contribution of this work is a frame- 
work that splits resposibilities between network providers and 
service providers. The authors envisoned an active network 
shared by multiple customers, each allowed to install, run and 
manage services independently using VANS. However, in this 
work an underlying active network architecture is not yet de- 
fined and the issues related to the camer environment, espe- 
ciallv scalabilitv oroblems. have not been considered. 
advantages: 
I .  Scalability: achieved through a fast data path, an efficient 
means of active packet identification and delivery and moving 
packet classification to network edge. 
2. Flexibility: although most applications are expected to have 
a few active packets, those requiring heavy processing can still 
be supported by incorporating processor farms, without com- 
promising scalability. 
3. Migratory path: gradual deployment of processing ca- 
pability and expansion of active network applications over a 
legacy infrastructure is possible. 
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